Chip Interconnects Emerge as Key Limit on AI Infrastructure Performance
Source Semiconductor Engineering

At a glance
A roundup of semiconductor industry blog posts from several experts highlights interconnects, the links that connect chips and systems, as a growing factor in AI infrastructure. The authors argue that AI computing can only scale if data reaches the right processor at the right time.
Key points
Synopsys's Charlie Matar says interconnects are gaining influence over both chip and system design.
Siemens's Bhanu Pandey warns that floating nets in analog power-down circuits can be a hidden reliability risk that standard checks may miss.
Arm's Emanuele Rocca describes security features that block control flow attacks, which hijack the order in which a program runs.
Keysight's Ricardo Verdeguer Moreno identifies anti-spoofing, low Earth orbit services, and lunar navigation as key trends in positioning, navigation, and timing technology.
Why it matters
AI service speed and cost depend not only on the chip itself but also on the connections between chips.
Original article
Blog Review: Nov. 11
Semiconductor Engineering · Nov 11, 2026, 5:01 PM GMT+9 · semiengineering.com
Read on Semiconductor EngineeringAI read the original article and summarized it in plain language. It may contain mistakes, so please check the original for accuracy. The article's copyright belongs to Semiconductor Engineering.